The Next Platform
  • Home
  • Compute
  • Store
  • Connect
  • Control
  • Code
  • AI
  • HPC
  • Enterprise
  • Hyperscale
  • Cloud
  • Edge
Latest
  • [ March 31, 2023 ] Finally: Some Good News For The Intel Xeon CPU Roadmap Compute
  • [ March 29, 2023 ] Cerebras Smashes AI Wide Open, Countering Hypocrites AI
  • [ March 29, 2023 ] DDoS DNS Attacks Are Old-School, Unsophisticated . . . And They’re Back Security
  • [ March 28, 2023 ] Enfabrica Converges Extended Memory And I/O Down To One Chip Connect
  • [ March 28, 2023 ] Pushing The Boundaries Of Webscale Optical DCI Performance Cloud
  • [ March 27, 2023 ] The Dream Of Placing Blocks On Chip Designs With AI AI
  • [ March 27, 2023 ] Power To The Engineering People Cloud
  • [ March 24, 2023 ] Docker Helped Invent Containers, And Is Now Reinventing Itself Control
HomeL3 cache

L3 cache

HPC

“Milan-X” 3D Vertical Cache Yields Epyc HPC Bang For The Buck Boost

March 21, 2022 Timothy Prickett Morgan 0

Last fall ahead of the SC21 supercomputing conference, AMD said it was going to be the first of the major compute engine makers to add 3D vertical L3 cache to its chips, in this case to variants of  the “Milan” Epyc 7003 series of processors that debuted in March 2021 called the “Milan-X” chips. …

About

The Next Platform is published by Stackhouse Publishing Inc in partnership with the UK’s top technology publication, The Register.

It offers in-depth coverage of high-end computing at large enterprises, supercomputing centers, hyperscale data centers, and public clouds. Read more…

Newsletter

Featuring highlights, analysis, and stories from the week directly from us to your inbox with nothing in between.
Subscribe now

  • RSS
  • Twitter
  • Facebook
  • LinkedIn
  • Email the editor
  • About
  • Contributors
  • Contact
  • Sales
  • Newsletter
  • Books
  • Events
  • Privacy
  • Ts&Cs
  • Cookies
  • Do not sell my personal information

All Content Copyright The Next Platform