The Next Platform
  • Home
  • Compute
  • Store
  • Connect
  • Control
  • Code
  • AI
  • HPC
  • Enterprise
  • Hyperscale
  • Cloud
  • Edge
Latest
  • [ September 29, 2023 ] Finally: The Roadmap To Profits For Nutanix Compute
  • [ September 28, 2023 ] Supermicro At 30: From Designing AI Chips To Selling AI Systems Compute
  • [ September 28, 2023 ] The Geek Is Back! Everything You Missed At Intel Innovation Compute
  • [ September 28, 2023 ] Bringing AI To Reality AI
  • [ September 27, 2023 ] Sky-High Hurdles, Clouded Judgements for IaaS at Exascale HPC
  • [ September 27, 2023 ] AI Means Re-Architecting The Datacenter Network Connect
  • [ September 26, 2023 ] Meta Platforms Is Determined To Make Ethernet Work For AI Connect
  • [ September 26, 2023 ] Julia Still Not Grown Up Enough to Ride Exascale Train Code
HomeL3 cache

L3 cache

HPC

“Milan-X” 3D Vertical Cache Yields Epyc HPC Bang For The Buck Boost

March 21, 2022 Timothy Prickett Morgan 0

Last fall ahead of the SC21 supercomputing conference, AMD said it was going to be the first of the major compute engine makers to add 3D vertical L3 cache to its chips, in this case to variants of  the “Milan” Epyc 7003 series of processors that debuted in March 2021 called the “Milan-X” chips. …

About

The Next Platform is published by Stackhouse Publishing Inc in partnership with the UK’s top technology publication, The Register.

It offers in-depth coverage of high-end computing at large enterprises, supercomputing centers, hyperscale data centers, and public clouds. Read more…

Newsletter

Featuring highlights, analysis, and stories from the week directly from us to your inbox with nothing in between.
Subscribe now

  • RSS
  • Twitter
  • Facebook
  • LinkedIn
  • Email the editor
  • About
  • Contributors
  • Contact
  • Sales
  • Newsletter
  • Books
  • Events
  • Privacy
  • Ts&Cs
  • Cookies
  • Do not sell my personal information

All Content Copyright The Next Platform