The Next Platform
  • Home
  • Compute
  • Store
  • Connect
  • Control
  • Code
  • AI
  • HPC
  • Enterprise
  • Hyperscale
  • Cloud
  • Edge
Latest
  • [ June 30, 2025 ] Skyrocketing HBM Will Push Micron Through $45 Billion And Beyond Store
  • [ June 25, 2025 ] HPE Throws Everything At AI – And AI At Everything Compute
  • [ June 25, 2025 ] Some Thoughts On The Future “Doudna” NERSC-10 Supercomputer HPC
  • [ June 23, 2025 ] Nvidia Passes Cisco And Rivals Arista In Datacenter Ethernet Sales Connect
  • [ June 20, 2025 ] QuEra Quantum System Leverages Neutral Atoms To Compute Compute
  • [ June 18, 2025 ] Intel Starts Re-Engineering Its Executive Ranks Compute
  • [ June 17, 2025 ] Picking Apart AMD’s AI Accelerator Forecasts For Fun And Budgets AI
  • [ June 16, 2025 ] Sandia Deploys SpiNNaker2 Neuromorphic System Compute
HomeL3 cache

L3 cache

HPC

“Milan-X” 3D Vertical Cache Yields Epyc HPC Bang For The Buck Boost

March 21, 2022 Timothy Prickett Morgan 0

Last fall ahead of the SC21 supercomputing conference, AMD said it was going to be the first of the major compute engine makers to add 3D vertical L3 cache to its chips, in this case to variants of  the “Milan” Epyc 7003 series of processors that debuted in March 2021 called the “Milan-X” chips. …

About

The Next Platform is part of the Situation Publishing family, which includes the enterprise and business technology publication, The Register.

TNP  offers in-depth coverage of high-end computing at large enterprises, supercomputing centers, hyperscale data centers, and public clouds. Read more…

Newsletter

Featuring highlights, analysis, and stories from the week directly from us to your inbox with nothing in between.
Subscribe now

  • RSS
  • Twitter
  • Facebook
  • LinkedIn
  • Email the editor
  • About
  • Contributors
  • Contact
  • Sales
  • Newsletter
  • Books
  • Events
  • Privacy
  • Ts&Cs
  • Cookies
  • Do not sell my personal information

All Content Copyright The Next Platform