The Next Platform
  • Home
  • Compute
  • Store
  • Connect
  • Control
  • Code
  • AI
  • HPC
  • Enterprise
  • Hyperscale
  • Cloud
  • Edge
Latest
  • [ March 29, 2023 ] Cerebras Smashes AI Wide Open, Countering Hypocrites AI
  • [ March 29, 2023 ] DDoS DNS Attacks Are Old-School, Unsophisticated . . . And They’re Back Security
  • [ March 28, 2023 ] Enfabrica Converges Extended Memory And I/O Down To One Chip Connect
  • [ March 28, 2023 ] Pushing The Boundaries Of Webscale Optical DCI Performance Cloud
  • [ March 27, 2023 ] The Dream Of Placing Blocks On Chip Designs With AI AI
  • [ March 27, 2023 ] Power To The Engineering People Cloud
  • [ March 24, 2023 ] Docker Helped Invent Containers, And Is Now Reinventing Itself Control
  • [ March 23, 2023 ] Is This The End Of The Line For NEC Vector Supercomputers? HPC
HomeConfigurable Spatial Accelerator

Configurable Spatial Accelerator

AI

Intel’s Exascale Dataflow Engine Drops X86 And Von Neumann

August 30, 2018 Timothy Prickett Morgan 7

With Moore’s Law running out of steam, the chip design wizards at Intel are going off the board to tackle the exascale challenge, and have dreamed up a new architecture that could in one fell swoop kill off the general purpose processor as a concept and the X86 instruction set as the foundation of modern computing. …

About

The Next Platform is published by Stackhouse Publishing Inc in partnership with the UK’s top technology publication, The Register.

It offers in-depth coverage of high-end computing at large enterprises, supercomputing centers, hyperscale data centers, and public clouds. Read more…

Newsletter

Featuring highlights, analysis, and stories from the week directly from us to your inbox with nothing in between.
Subscribe now

  • RSS
  • Twitter
  • Facebook
  • LinkedIn
  • Email the editor
  • About
  • Contributors
  • Contact
  • Sales
  • Newsletter
  • Books
  • Events
  • Privacy
  • Ts&Cs
  • Cookies
  • Do not sell my personal information

All Content Copyright The Next Platform