The Next Platform
  • Home
  • Compute
  • Store
  • Connect
  • Control
  • Code
  • AI
  • HPC
  • Enterprise
  • Hyperscale
  • Cloud
  • Edge
Latest
  • [ June 12, 2025 ] AMD Plots Interception Course With Nvidia GPU And System Roadmaps Compute
  • [ June 12, 2025 ] Cisco’s Hyperscale And Cloud AI Push Will Give It Enterprise Clout Compute
  • [ June 11, 2025 ] Peeling The Covers Off Germany’s Exascale “Jupiter” Supercomputer HPC
  • [ June 10, 2025 ] Top500 Supers: Even Accelerators Can’t Bend Performance Up To The Moore’s Law Line HPC
  • [ June 9, 2025 ] Broadcom At The Crossroads Between Merchant And Custom Silicon AI
  • [ June 6, 2025 ] Dell’s Advice To Enterprises: Buy AI, Don’t Try To Build It Compute
  • [ June 5, 2025 ] AWS Plunks Down $10 Billion For Datacenters In North Carolina Compute
  • [ June 4, 2025 ] HPE Uses AI To Drive The Business, Which Is Increasingly AI Compute
Home7003

7003

HPC

“Milan-X” 3D Vertical Cache Yields Epyc HPC Bang For The Buck Boost

March 21, 2022 Timothy Prickett Morgan 0

Last fall ahead of the SC21 supercomputing conference, AMD said it was going to be the first of the major compute engine makers to add 3D vertical L3 cache to its chips, in this case to variants of  the “Milan” Epyc 7003 series of processors that debuted in March 2021 called the “Milan-X” chips. …

About

The Next Platform is part of the Situation Publishing family, which includes the enterprise and business technology publication, The Register.

TNP  offers in-depth coverage of high-end computing at large enterprises, supercomputing centers, hyperscale data centers, and public clouds. Read more…

Newsletter

Featuring highlights, analysis, and stories from the week directly from us to your inbox with nothing in between.
Subscribe now

  • RSS
  • Twitter
  • Facebook
  • LinkedIn
  • Email the editor
  • About
  • Contributors
  • Contact
  • Sales
  • Newsletter
  • Books
  • Events
  • Privacy
  • Ts&Cs
  • Cookies
  • Do not sell my personal information

All Content Copyright The Next Platform